



PLECS

*DEMO MODEL*

## Vienna Rectifier with Hysteresis Controller

Last updated in PLECS 4.3.1


[www.plexim.com](http://www.plexim.com)

- ▶ Request a PLECS and PLECS Coder trial license
- ▶ Get the latest RT Box Target Support Package
- ▶ Check the PLECS and RT Box documentation

# 1 Overview

This demonstration shows a Vienna Rectifier with an output voltage of 700 V and an output power of 12.25 kW. The simulation combines the electrical power circuit and the cascaded controls.

## 2 Model



**Fig. 1: Vienna rectifier**

The Vienna Rectifier is a unidirectional, three-phase, three-switch, three-level PWM AC-DC converter.

### 2.1 Control

The controls are modeled as cascaded subsystems and consist of a current loop, a DC center point voltage loop and a DC voltage loop.

The outermost DC voltage loop regulates the sum of the two capacitor voltages using a PI controller. The controller output is the reference for the mains current amplitude  $I_N^*$ . This amplitude is multiplied with a three-phase sinusoidal signal which is synchronized with the mains voltages in order to obtain the three-phase mains current reference  $I_N^*$ . For simplicity, this sinusoidal signal is generated directly from the measured mains voltages.

The mains current reference signal is offset by a DC current reference  $I_0^*$ . This DC reference is the output of a PI controller regulating the difference of the two capacitor voltages.

Finally, the mains current reference signal is used by the hysteresis current controller to generate the gate signals for the semiconductor switches. Due to the operating principle of the Vienna Rectifier, the gate signal of an individual phase needs to be inverted during the negative half-wave of the corresponding mains phase voltage.

## 3 Simulation

The simulation shows the controller response to a sudden asymmetrical loading of the output voltage. The Scope shows the sinusoidal mains voltage, the hysteresis controlled mains current and DC voltages

of the two output capacitors.

At simulation start, the capacitors are charged from their initial 300 V to their nominal level at 350 V. At  $t = 0.4$  s, the load becomes unbalanced. Without the center point voltage controller, the capacitor voltages would also quickly become unbalanced. With the controller in operation there is only a small deviation, and the capacitors are balanced again after about 0.1 s.

## 4 Bibliography

- [1] Kolar J.W., Zach F.C., "A Novel Three-Phase Utility Interface Minimizing Line Current Harmonics of High-Power Telecommunications Rectifier Modules". Record of the 16th IEEE International Telecommunications Energy Conference, Vancouver, Canada, Oct. 30 - Nov. 3, pp. 367-374 (1994).
- [2] Kolar J.W., Drofenik. U., Zach F.C. "Space Vector Based Analysis of the Variation and Control of the Neutral Point Potential of Hysteresis Current Controlled Three-Phase/Switch/Level PWM Rectifier Systems". Proceedings of the International Conference on Power Electronics and Drive Systems, Singapore, Feb.21-24, Vol.1, pp. 22-33 (1995).

## Revision History:

PLECS 4.3.1      First release

## How to Contact Plexim:

+41 44 533 51 00	Phone
+41 44 533 51 01	Fax
Plexim GmbH Technoparkstrasse 1 8005 Zurich Switzerland	Mail
info@plexim.com	Email
<a href="https://www.plexim.com">https://www.plexim.com</a>	Web

## *PLECS Demo Model*

© 2002–2026 by Plexim GmbH

The software PLECS described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from Plexim GmbH.

PLECS is a registered trademark of Plexim GmbH. MATLAB, Simulink and Simulink Coder are registered trademarks of The MathWorks, Inc. Other product or brand names are trademarks or registered trademarks of their respective holders.